A fast, gated charge-integrating front-end has been designed for use in electromagnetic and hadronic calorimetry. Two circuits can be placed on a single socketed minicard thus allowing for the design of 32-channel CAMAC and 96-channel FASTBUS modules. The 15 bit dynamic range and 12 bit resolution, together with the very good linearity and stability of these units make them suitable for extensive use in the LEP OPAL detector.
Introduction
The well-known and expensive Wilkinson, or "run down", charge integrating analog to digital converter (ADC) [1] is no longer used in the design of charge digitizers for large scale High Energy Physics (HEP) experiments. Cheaper multiplexed systems [2] [3] [4] [5] , where the charge is stored in 32 or more capacitors and sequentially routed to the input of a single successive-approximation ADC, have been successfully built since 1976. Packaging density has steadily increased over the last ten years while the cost of the individual channel has been significantly reduced. The CAMAC and FASTBUS systems described below make use of conventional manufacturing techniques, i.e. discrete components laid on printed circuit boards, without impairing the packaging density and the cost. Two major advantages with respect to an integrated circuit or hybrid technique are that:
(a) the channel to channel dispersion of the digitized charge is well within 1%; (b) the circuit can be easily manufactured.
The gated charge-integrating front end is presented in the next section; the 32 channel CAMAC and the 96 channel FASTBUS units designed for use in electromagnetic and hadronic calorimetry in the LEP OPAL detector are then described.
The charge integrating front end
The circuit diagram given in fig. I is an improved version of the gated charge integrating front-end described in ref. [6] . In this design, the input offset voltage is reduced from 10 mV to 2 mV and the stability of the input amplifier is no longer critical. The circuit provides a negative current input and a positive voltage reference input. This "quasidifferential" nature of the inputs can be used for common mode rejection of the low frequency hum.
The improved input offset-voltage characteristics are obtained by equalization of the currents in the emitters of the "long-tail pair" at the input of the circuit. The two emitter followers in the feedback loop of the virtual ground input provide for the necessary voltage shift between this input and the collector of the CA3102E. At rest, the GATE is "closed" and the input current is drawn from a dedicated +8 V terminal through an SD215DE MOS-FET switch. Simultaneously, the 620 pF capacitor is bypassed through the CLEAR MOS-FET. This CLEAR level is reset to a "hold" level 20 ns before the GATE opens. The input current is then drawn from the "cold" + 8 V terminal through the integrating capacitor (620 pF, 1%) for the duration of the GATE pulse.
The integrated charge is held until the next CLEAR, and a JFET-input buffer (TL 082 ACP) is used to drive the output. This minicard can be used in a variety of applications ranging from analog trigger circuits to high-performance digitizers. The manufacturing cost of one channel is less than 10 $ and 95% of the circuits have been found to pass a "Go/no-Go" test at the end of the production line.
The integrating capacitor may be selected to be between 100 pF and 620 pF thus allowing for different sensitivities.
The CIADC and CIAFB high-density modules
The outputs of 32 (or 48) front-ends can be multiplexed and simultaneously fed into: Fio. 4 Photograph of the 96 channel CIAFB FASTBUS module. Fig. 3 The performance of this unit is identical to that of the FASTBUS module given in the following sections.
The CIAFB 96 channel FASTBUS module As a result of the very good sample-and-hold characteristics of the front-end, more than 32 channels can be multiplexed and fed to a single digitizer (at the expense of a longer conversion time per module!).
The side view of the FASTBUS unit in fig. 5 shows that the module is divided into two groups of 48 channels. The space used by the successive approximation ADCs is reduced with respect to that in the CAMAC module thus leaving 25% of the mother-board for:
(a) the FASTBUS slave coupler, (b) the ancillary electronics.
Fio. 5 Side view of the FASTBUS module showing the two groups of 24 minicards. The extra pair of channels in the centre of the mother board is used as a reference to compensate for possible drifts.
The FASTBUS coupler is the Programmable Array Logic (PAL) based circuit described in ref.
[73 and successfully used since 1985 in another design [8] .
Analog sums of 12 consecutive channels (current sources) are derived from the output of the front-ends. Their channel-to-channel dispersion is less than 1%'r.m.s. and the offset is programmable. Therefore, they can readily be used for trigger purposes. The integral linearity is well within + I count over the full dynamic range ( fig. 6 ) and the channel to channel 1% (r.m.s.) gain-spread is confirmed by the two histograms in figs 7 and 8.
A typical pedestal distribution for the 15-bit range is shown in fig. 9 and the spread over the 96 channels of a module in fig. 10 . These results confirm that high sensitivity front-ends can be successfully installed in a FASTBUS environment.
Examples of use at the LEP OPAL detector
The CIAFB and CIADC digitizers can easily handle the variety of signals produced by the detector equipment among which one can mention: -Conventional phototubes (time-of-flight detector).
-Meshed dynode phototubes Hamamatsu R2238 (barrel lead glass calorimeter).
-Vacuum phototriodes together with their associated amplifiers (electromagnetic end-cap calorimeter).
-Strip readout of streamer tubes (presampler and hadron calorimeter).
Signals are of either polarity and they are fed into the converters via coaxial, twisted pair or shielded twisted pair cables.
Thirteen thousand channels will be built by mid-1987 and the detectors should be fully equipped in the course of 1988.
Conclusion
This work shows that conventional techniques can be used for the design and manufacture of high-accuracy, cheap and densely packed charge digitizers. A factor of two more sensitive than other designs, the CIAFB appears to be very reliable and well matched to most HEP detectors.
